

# High performance 0.1 $\mu$ m CMOS device with suppressed parasitic junction capacitance and junction leakage current

Hyun Sik Kim, Shiang Yang Ong, Manju Sarkar, Young Way Teh, Shesh Mani Pandey,  
Francis Benistant, Elgin Quek, Mousumi Bhat, Sanford Chu  
Department of Technology Development, Chartered Semiconductor Manufacturing Ltd.,  
60 Woodlands Industrial Park D, Street 2, Singapore 738406  
e-mail: [Kimhyuns@charteredsemi.com](mailto:Kimhyuns@charteredsemi.com)

## Abstract

*High performance 0.1 $\mu$ m MOSFETs with a 70nm physical gate length and 1.7nm gate oxide thickness are demonstrated. By reducing the parasitic junction capacitance and suppressing the junction leakage current ( $I_{leak,j}$ ), high speed/low power transistors are fabricated with a superior driving current. Careful optimization in channel, pocket and source/drain (S/D) doping profile results in a reduction of N+/PW area junction capacitance ( $C_{ja}$ ) to 0.8fF/ $\mu$ m<sup>2</sup> and P+/NW  $C_{ja}$  to 0.7fF/ $\mu$ m<sup>2</sup>. In addition, area diode leakage current ( $I_{leak,a}$ ) <50nA/cm<sup>2</sup> and periphery diode leakage current ( $I_{leak,p}$ ) <0.1fA/ $\mu$ m are achieved. In this work, NMOS drive current and PMOS drive current are 840 $\mu$ A/ $\mu$ m and 380 $\mu$ A/ $\mu$ m respectively, at 1.2V with an off-state current ( $I_{off}$ ) 15nA/ $\mu$ m. With the reduced parasitic capacitance and the high driving current, the unloaded ring oscillator has 10.5ps/stage at 1.2V operation.*

## 1. Introduction

Requirements for high speed CMOS are a high drive current and a low parasitic capacitance while the low power CMOS need a low standby leakage current. To satisfy these requirements, we need to reduce the parasitic junction capacitance ( $C_j$ ) and suppress  $I_{leak,j}$  as optimizing 0.1 $\mu$ m high performance MOSFETs. However, the transistor degradation can be occurred due to the effort for reducing the parasitic  $C_j$  and  $I_{leak,j}$  such as the addition of another process or the aggressive scale-down. This work addresses particular issues with the parasitic parameters as considering the high performance MOSFETs. In this paper, the high performance devices are demonstrated with a careful tailoring of the channel doping profile, the pocket implantation and graded S/D implantation without any degradation of the transistor performance.

## 2. Experimental

Dual gate 0.1 $\mu$ m CMOS process flow is implemented with a precise control of the doping profile in the

channel region, S/D extension (SDE) with abrupt pocket and deep S/D junction. Isolation is formed with shallow trench isolation 4kÅ. Although the use of indium will result in a steeper doping profile, boron is preferable as a main p-type dopant because of the low solid solubility limit of indium and the narrow width effects of a narrow channel device. The channel of NMOS was doped by using boron dose of 2-6 $\times 10^{12}$ /cm<sup>2</sup> with energies varying from 10 to 40keV and PMOS channel was doped by using arsenic dose of 2-6 $\times 10^{12}$ /cm<sup>2</sup> with energies varying from 100 to 200keV. The gate dielectric was grown by using NO gas and the gate poly electrode was formed subsequently. An offset spacer for reducing the gate to S/D overlap capacitance ( $C_{gdo}$ ) was followed by a shallow SDE with the abrupt pocket implantation. After forming L-shaped spacer, N+S/D implantation was done with arsenic dose of 5 $\times 10^{15}$ /cm<sup>2</sup> at 40keV followed by phosphorus dose of 1-5 $\times 10^{13}$ /cm<sup>2</sup> at energies varying from 30 to 60keV. Similarly, boron P+S/D implantation was used with a dose of 3 $\times 10^{15}$ /cm<sup>2</sup> at 4keV and then boron was implanted with a dose of 1-5 $\times 10^{13}$ /cm<sup>2</sup> at energies varying from 10 to 15keV. After S/D activation of 1050°C spike rapid thermal annealing (RTA) with cover SiO<sub>2</sub>, CoSi<sub>2</sub> was formed on S/D and gate electrode.

## 3. Results and discussion

The parasitic  $C_j$  and  $I_{leak,j}$  can be suppressed by the optimization of the channel, pocket, S/D and graded S/D doping profile. To find out the critical process factors for the  $C_j$  and  $I_{leak,j}$  suppression, simulation and implantation split experiment were done as well as process architecture analysis.

As shown in Fig.1, the simulation was done with the varying boron implantation energy in the n-channel region. It is observed that the lower boron energy profile meets N+S/D doping profile at the lower doping level. The junction with this lower level's doping gives a lower  $C_j$  and  $I_{leak,j}$ . N-channel boron energy of 10keV is feasible for the reduction of the area/periphery  $C_j$  and  $I_{leak,j}$  if the same threshold voltage is kept by adjusting the channel implantation dose. In addition, we need to optimize SDE and pocket implantation condition to minimize the channel adjustment effect needed.




Figure 1. Simulation doping profile of boron n-channel region with varying implantation energy

Depending on the simulation results, we obtained the reduced parasitic  $C_j$  for both N+/PW and P+/NW diode structure. Fig. 2 shows the reduction of  $C_j$  as the channel implantation energy decreases. Channel energy condition of 10keV reduces N+/PW  $C_{ja}$  by 70% compared to 40keV condition after junction side-wall capacitance ( $C_{jsw}$ ) is decoupled separately. Fig. 3 shows the reduced P+/NW  $C_{ja}$  as we optimized the doping profile with the lower channel implantation energy, the higher pocket tilt implantation and the additional P+S/D graded implantation. P+/NW  $C_{ja}$  with optimum condition was decreased by 80% after  $C_{jsw}$  effect was decoupled separately.

Table 1. Parasitic junction capacitance

CMOS Logic	NMOS	PMOS
$C_j$ [fF/ $\mu m^2$ ]	0.8	0.7
$C_{jsw}$ [fF/ $\mu m$ ]	0.03	0.03
$C_{jswg}$ [fF/ $\mu m$ ]	0.4	0.3
$C_{gdo}$ [fF/ $\mu m$ ]	0.2	0.3

Low parasitic capacitances were obtained in this work as shown in Table 1.  $C_{ja}$  and  $C_{jsw}$  for N+/PW and P+/NW is significantly reduced compared to relevant published data [1]. Furthermore,  $C_{gdo}$  and the side wall junction capacitance under gate electrode ( $C_{jswg}$ ) are minimized to ensure high performance for 0.1 $\mu m$  devices. For good control of  $C_{jswg}$  and  $C_{gdo}$ , SDE dose and pocket implantation was carefully executed. As SDE condition has a trade-off relation between  $C_{gdo}$  and transistor driving current, SDE junction profile has to be kept abrupt to meet both parameters. Besides, pocket condition should not only affect  $C_{ja}$  but also improve the transistor performance.

In the same way as the parasitic capacitance reduction, N+/PW and P+/NW junction leakage current were also suppressed using the optimized process condition presented for  $C_j$  reduction. N+/PW  $I_{leak,j}$  was suppressed by the optimization of n-channel doping, N+S/D and S/D graded implantation as shown in Fig. 4.




Figure 2. Cumulative probability of N+/PW area junction capacitance with varying energy of boron n-channel implantation




Figure 3. Cumulative probability of P+/NW area junction capacitance for optimum vs. baseline process condition

As decreasing channel implantation energy,  $I_{leak,j}$  is gradually reduced for both area type (area=6600 $\mu m^2$ , perimeter=460 $\mu m$ ) and periphery type (area=12000 $\mu m^2$ , perimeter=64800 $\mu m$ ) structure. Periphery type diode normally shows a larger  $I_{leak,j}$  than the area type diode due to the high perimeter leakage current along the shallow trench edge. Fig. 5 shows the significant P+/NW area and periphery junction leakage reduction with the optimized channel, pocket and S/D doping profile while baseline condition has a large variation in spite of the same process condition. To get optimum condition, S/D graded implantation with boron is added after P+S/D implantation. It can accelerate the short channel effect for higher implantation energy and PMOS pocket implantation has to be optimized to remove the effect of S/D graded implantation.

The optimized S/D graded implantation condition has a more significant impact on P+/NW leakage reduction than N+/PW diode because P+/NW junction has a larger spread of  $I_{leak,j}$  than N+/PW.




Figure 4. Cumulative probability of N+/PW area and periphery type junction leakage current according to different n-channel implantation




Figure 5. Cumulative probability of P+/NW area and periphery type junction leakage current for baseline vs. optimum process condition

As shown in Fig. 6, cobalt salicide thickness between N+/PW and P+/NW substrate is different due to the different species for S/D implantation which alter the silicide spike growth inside the deep S/D area [2]. Arsenic ion implantation makes an amorphous layer and suppress the abnormal salicide growth such as spikes while boron ion implantation without an amorphous layer partially causes the quick spike growth.




Figure 6. TEM analysis for N+/PW(a) and P+/NW(b) cobalt salicide thickness after 2nd RTA 850°C formation




Figure 7. Threshold voltage as a function of the gate length for NMOS and PMOS




Figure 8. Off-state current vs. drive current for NMOS and PMOS device at  $V_{DD}=1.2V$

Careful doping profile tailoring in channel, pocket and S/D region result in a reduction of N+/PW  $C_{ja}$  to  $0.8fF/\mu m^2$  and P+/NW  $C_{ja}$  to  $0.7fF/\mu m^2$ . In addition,  $I_{leak,j}$  is also suppressed with  $I_{leak,a} < 50nA/cm^2$  and  $I_{leak,p} < 0.1fA/\mu m$  [3].

With physical 70nm gate length and 1.7nm equivalent oxide thickness, NMOS drain saturation current ( $I_{dsat}$ ) and PMOS  $I_{dsat}$  are  $840\mu A/\mu m$  and  $380\mu A/\mu m$  respectively, operating at 1.2V with an  $I_{off}$   $15nA/\mu m$ . Fig. 7 and Fig. 8 show the well controlled short channel effect down to 60nm and the competitive device performance of  $I_{off}$  versus the drive current ( $I_{on}$ ) for both NMOS and PMOS device [1][4][5][6]. The high performance device was achieved by abrupt pocket profile, shallow SDE junction [7] and spike rapid thermal annealing. Optimized SDE structure not only reduced the parasitic series resistance to improve the

driving current but also  $C_{gd}$  to decrease the parasitic loading capacitance [8].

The unloaded ring oscillator achieved 10.5ps/stage delay with the realized low parasitic capacitance and the high performance devices at 1.2V operation. Fig. 9 shows the propagation delay versus the normalized  $I_{dsat}$  with respect to with or without S/D graded implantation condition. S/D graded implantation condition which gives lower  $C_j$  is about 8% faster than without S/D graded implantation condition.




Figure 9. Propagation delay vs. normalized  $I_{dsat}$  for with S/D graded or without S/D graded implantation

#### 4. Conclusion

To realize the high performance devices beyond 0.1 $\mu m$  technology regime, the consideration of a parasitic junction capacitance and a junction leakage current is as essential as a transistor driving current. In this work, the reduction of the parasitic junction capacitance and the junction leakage current was achieved by the optimization of doping profile through the careful tailoring of the implantation condition without any change of the transistor performance. With the high performance device, we demonstrated the unloading inverter delay of 10.5ps/stage for 0.1 $\mu m$  manufacturable process technology.

#### References

- [1] K.K. Young, S.Y. Wu and J.Y.C. Sun, "A 0.13 $\mu m$  CMOS technology with 193nm lithography and Cu/Low-k for high performance applications", IEDM Tech. Digest, 2000
- [2] Ken-ichi Goto, Junichi Watanabe and Toshihiro Sugii, "A comparative study of leakage mechanism of Co and Ni salicide processes", IEDM Tech. Digest, 1999, pp. 363-369
- [3] M. Mehrotra, J.C. Hu and M. Rodder, "1.2V, Sub-0.09 $\mu m$  gate length CMOS technology", IEDM Tech. Digest, 1999
- [4] L.K. Han, S. Biesemans and B. Chen, "A modular 0.13 $\mu m$  bulk CMOS technology for high performance and low power applications", VLSI Tech. Symp. Digest, 2000
- [5] A. Ono, K. Fukasaku and T.Horiuchi, "A 70nm gate length CMOS technology with 1.0V operation", VLSI Tech. Symp. Digest, 2000
- [6] S. Parihar, M. Angyal and J. Sun, "A high density 0.10 $\mu m$  CMOS technology using low k dielectric and copper interconnect", IEDM Tech. Digest, 2001
- [7] D. Lenoble, E. Josse and A. Grouillet, "Optimization of extension doping technology for roll-off suppression of industrial 0.1 $\mu m$  pMOSFETs", ESSDERC proceeding, 2000
- [8] Atsushi Hori and Bunji Mizuno, "CMOS device technology toward 50nm region-Performance and drain architecture", IEDM Tech. Digest, 1999