

SiGe pMOSFETs Fabricated on Novel SiGe Virtual Substrates Grown on 10 μ m x 10 μ m Pillars.

U. N. Straube, A. M. Waite, N. S. Lloyd, S. G. Croucher, Y. T. Tang, A. G. R. Evans.
Dept. of Electronics and Computer Science,
University of Southampton,
Southampton, SO17 1BJ,
UK.

amw@ecs.soton.ac.uk

T. J. Grasby, T. E. Whall, E. C. H. Parker.
Dept of Physics,
University of Warwick, Coventry,
CV4 7AL, UK.

D. Norris, T. Cullis.
University of Sheffield,
Department of Electronic & Electrical Engineering,
Mappin Street,
Sheffield, S1 3JD,
UK.

Abstract

Silicon germanium pMOSFETs have been fabricated on novel silicon germanium virtual substrates. The SiGe virtual substrates were grown by MBE on 10 μ m x 10 μ m silicon pillars fabricated by dry etching trenches into the original silicon substrate. The pillars promote relaxation of the SiGe virtual substrate and reduce cross hatch on the wafer surface.

The devices have 5nm silicon germanium active layer with a germanium content of 70% grown on top of a relaxed virtual substrate with a germanium content of 30%. A 2nm silicon cap separates the SiGe channel from the gate oxide.

Device characteristics show a improvement in on state drive current in these SiGe devices of 40% over their conventional silicon counterparts.

1. Introduction

The use of high mobility strained layers grown on top of relaxed silicon germanium virtual substrates has been shown by a number of authors to increase channel carrier mobility and device current drive [1-5]. However, the use of such a technique is limited by the formation of cross hatch patterns on the surface of the relaxed SiGe virtual substrates, formed by the stress fields associated with the SiGe

buffer layer as it adapts to the different lattice constant of the silicon substrate wafer [6].

Reducing the lateral dimensions of the growth zone has been shown to reduce or eliminate cross hatch. This is achieved by growing such layers on top of microscopic pillars [6-7], as shown in figure 1. The edges of the pillars are suitable sites for the nucleation of dislocations. This reduces the amount of cross-hatch and improves wafer surface planarity [6].

In this paper we present a novel SiGe pMOSFET device fabricated on top of such pillars.

2. Device Fabrication

Device fabrication started with fabrication of the pillars. This was done by etching 2.5 μ m deep trenches into the silicon substrate wafer around the perimeter of 10 μ m x 10 μ m silicon pillars.

After pillar creation the wafers were implanted with phosphorus, at 2e13cm⁻², 160keV and 4e12cm⁻², 70keV. This dopant was activated by RTP at 1100C for 10s.

Silicon germanium layers were then grown on top of these pillars by undoped solid source MBE. The layer structure started with a 1 μ m thick linearly graded buffer layer, graded between 0% and 30% Ge. On top of this layer a 250nm relaxed 30%Ge SiGe buffer layer was

grown, followed by a 5nm 70% Ge SiGe channel and a 2nm 30% Ge SiGe cap. The layer structure was completed with a Si cap, some of which was consumed during gate oxidation. The final thickness of this silicon cap was 2nm. A diagram of the finished layer structure is shown in figure 2.

After MBE layer growth the trenches around the pillars were filled by deposition of 100nm of low temperature oxide (LTO) silicon dioxide and 900nm of polysilicon. Polysilicon was used as, unlike LTO, it filled the trenches without leaving voids. The polysilicon was removed from the top of the pillars by dry etch and a 500nm layer of LTO was deposited on the wafer to form the field oxide. Active area windows were wet etched in this oxide to expose the tops of the pillars so that devices could be fabricated on top of the pillars.

The gate oxide was grown in dry oxygen and was 5nm thick. The polysilicon gate electrode was 200nm thick and insitu doped with boron. Gates were defined by e-beam lithography. Source/ drain extension implants were made with $1 \times 10^{14} \text{cm}^{-2}$, 33keV BF_2 implant. Sidewall spacers were made of LTO, and the HDD implanted with $5 \times 10^{15} \text{cm}^{-2}$, 45keV BF_2 . Implants were activated by anneal at 800C for 30 minutes. Devices were completed with a conventional back end of BPSG ILD and Ti/Al metallisation.

A cross sectional TEM picture of a completed device like structure is shown in figure 3, and a picture of a trench structure shown in figure 4.

Conventional silicon reference devices were also fabricated with a substrate consisting of a MBE grown layer of undoped silicon grown on top of pillars.

3. Electrical Results

DC characterisation of the devices was made with a HP4155 Semiconductor Parameter Analyser.

The threshold voltage (V_t) for $2\mu\text{m}$ SiGe devices is +0.38V, compared to 0.05V for the silicon device. This change in threshold voltage

is caused by valance band offset of the silicon germanium buried channel.

Gate Voltage vs. Drain Current curves for the same $2\mu\text{m}$ devices are shown in figure 5. The gate voltage for this graph ranges from the threshold voltage to $-2.5\text{V} + V_t$. The drain current for a $2\mu\text{m}$ silicon germanium device at $V_d = -2.5\text{V}$ and $V_g = -2.5\text{V} + V_t$ is $-114\mu\text{A}/\mu\text{m}$ width. This is 40% higher than the $-69\mu\text{A}/\mu\text{m}$ width measured for the conventional silicon device.

V_g vs. I_d curves are shown in figure 6. From these curves transconductance and effective mobility can be extracted [8]. The effective mobility as a function of gate voltage is shown in figure 7 and the transconductance shown in figure 8.

The maximum hole effective mobility of the silicon germanium devices is $156\text{cm}^2\text{V}^{-1}\text{s}^{-1}$, which is 39% higher than the maximum mobility of the silicon reference device of $94.6\text{cm}^2\text{V}^{-1}\text{s}^{-1}$.

Transconductance was measured at a drain voltage of -100mV . The maximum transconductance was $5.40\mu\text{S}/\mu\text{m}$ for the SiGe devices and $3.26\mu\text{S}/\mu\text{m}$ for the silicon reference device.

4. Discussion

The new SiGe devices show a considerable improvement in current drive, transconductance and effective mobility over their conventional counterparts.

The improvement in maximum effective hole mobility and transconductance of these new devices is due to the presence of the high germanium content SiGe buried layer.

The improvement in drain current of the new devices may also be due to this layer or the formation of a parasitic channel in the silicon cap layer. Current drive improvements in strained silicon layers formed on SiGe virtual substrates have been shown by a number of authors [1-5].

5. Conclusion

SiGe MOSFETs have been presented grown on novel SiGe virtual substrates.

The silicon germanium virtual substrate is grown on top of $10\mu\text{m} \times 10\mu\text{m}$ pillars which promotes the relaxation of the virtual substrate and reduces cross hatch.

A 70% germanium strained channel has been grown on top of this substrate.

Device characteristics show a 40% increase in device drive current compared to silicon counterparts. An improvement in channel carrier mobility and device transconductance which has been attributed to the presence of the high germanium (70%) content SiGe channel.

6. References

- [1] C. W. Leitz et al., "Hole mobility enhancement in strained $\text{Si}/\text{Si}_{1-y}\text{Ge}_y$ p-type metal-oxide-semiconductor field-effect transistors grown on relaxed $\text{Si}_{1-x}\text{Ge}_x$ ($x < y$) virtual substrates", Appl. Phys. Lett., Vol. 79, No. 25, pp. 4246-4248, 2001.
- [2] M. L. Lee et al., "Strained Ge channel p-type metal-oxide-semiconductor field-effect transistors grown on $\text{Si}_{1-x}\text{Ge}_x$ Si virtual substrates", Appl. Phys. Lett. Vol. 79, No. 20, pp. 3344-3446, 2001.
- [3] G. Hoeck et al., "High hole mobility in $\text{Si}_{0.17}\text{Ge}_{0.83}$ channel metal-oxide-semiconductor field-effect transistors grown by plasma-enhanced chemical vapor deposition", Appl. Phys. Lett., Vol. 76, No. 26, pp. 3920-3922, 2000.
- [4] U. Koenig et al., "n- and p-Type SiGe HFETs and circuits", Solid-State Electronics, Vol. 43, pp. 1383-1388, 1999.
- [5] S. J. Koester et al., "Extremely High Transconductance $\text{Ge}/\text{Si}_{0.4}\text{Ge}_{0.6}$ p-MODFET's Grown by UHV-CVD", IEEE Electron Device Lett., Vol. 21, No. 3, pp. 110-112, 2000.
- [6] R. Hammond et al., "The elimination of surface cross-hatch from relaxed, limited-area $\text{Si}_{1-x}\text{Ge}_x$ buffer layers", Appl. Phys. Lett., Vol. 71, No. 17, pp. 2517-2519, 1997.
- [7] E. A. Fitzgerald et al., "Elimination of interface defects in mismatched epilayers by a reduction in growth area", Appl. Phys. Lett., Vol. 52, No. 18, pp. 1496-1498, 1988.
- [8] N. Aurora, "MOSFET Models for VLSI Circuit Simulation", Springer Verlag, 1993.




Figure 1, Cross sectional diagram of a silicon pillar with SiGe MBE layer grown on top of it. The SiGe material also grows inside the trench structure.

2nm Si Cap
2nm 30%Ge SiGe Cap
5nm 70%Ge SiGe Channel
250nm 30%Ge SiGe buffer Layer
1 μm 0% to 30%Ge SiGe Graded Buffer Layer
Si Substrate

Figure 2, Device layer structure.




Figure 3, Cross sectional TEM picture of a pMOSFET device fabricated on top of SiGe grown MBE layers.




Figure 4, Cross sectional TEM picture of a trench structure used to define the edges of the silicon pillars.




Figure 6, Gate voltage vs. drain current curves of SiGe and Si devices. Curves are measured at $V_d = -0.1V$ and $V_d = -2.5V$. $L = 2$ micron. Data normalised to a device width of 1 micron.




Figure 5, Drain voltage vs. drain current curves for Si and SiGe devices. curves are measured at $V_g = V_t$ to $V_t + 2.5V$ for both devices. $L = 2$ micron. Data normalised to a device width of 1 micron.




Figure 7, Effective mobility measured at $V_d = -0.1V$. $L = 2$ micron. Data normalised to a device width of 1 micron.




Figure 8, Device transconductance at $V_d = -0.1V$. $L = 2$ micron. Data normalised to a device width of 1 micron.