Abstract

We have investigated the impact of statistical threshold voltage fluctuations on the functionality of digital CMOS circuits in the nanometer region. An analytical model considering short channel and quantum mechanical effects is presented that shows good agreement with two-dimensional device simulations for feature sizes below 100 nm.

It is found that a minimum equivalent oxide thickness is required for reliable operation of digital CMOS circuits with gigabit feature sizes and that planar CMOS technologies below a feature size of 25 nm may be replaced by fully-depleted technologies which show a less threshold voltage variations.

1. Introduction

The threshold voltage ($V_{TH}$) variation due to statistical impurity fluctuations in the channel region is one of the most serious problems in scaled MOSFETs [1], because the $V_{TH}$ fluctuations significantly increase as the device is scaled down.

In this work we investigated the impact of the threshold voltage fluctuations on the functionality of digital CMOS circuits with 10 nm to 100 nm feature size. We performed two-dimensional device simulations with ATLAS [2] utilizing the coupled Schrodinger-Poisson equation to obtain the threshold voltage fluctuations. An analytical model was developed to explain the results of the device simulations and to replace the time intensive simulations. Optimized BSIM3 parameters were used for the SPICE simulations of digital CMOS circuits. The SPICE parameters were obtained by device simulation with ATLAS.

2. Modelling the threshold voltage fluctuations

To suppress short channel effects retrograde and super-halo doping profiles are necessary [3]. An simple analytical model for the standard deviation of the threshold voltage of MOSFETs with retrograde profile was developed in [1].
\[ \sigma_{VTH, SCE} = \sigma_{VTH} \frac{1 - C_i}{L} \sqrt{1 - \frac{f_{CS}}{L}} \]  

with

\[ C_i = f_{CS} - \frac{W_{DEP} R_i}{f_{CS} + R_j}, \]

\[ f_{CS} = R \left( \frac{1 + \frac{2W_{DEP}}{R_j}}{1} \right) \]

\( R_j \) is the junction depth.

A comparison for feature sizes of 10 nm to 100 nm of eq. 1 and eq. 2 with two-dimensional device simulations utilising the coupled Poisson-Schrodinger equation is shown in Fig. 1. The appropriate technology parameters can be found in Table 1. We used silicon dioxide as a gate material because an alternative dielectric with a sufficient degree of maturity is not available so far. This results in an oxide thickness exceeding the ITRS Roadmap data by a factor of two.

A good agreement between the numerical simulation and eq. 2 can be seen in Fig. 1 up to the 50 nm generation. For smaller feature sizes an increasing mismatch occurs, as quantum mechanical effects have to be taken into account.

As can be seen in equation 1 the threshold voltage deviation depends strongly on the electrical oxide thickness. Due to the high electric fields at small effective oxide thicknesses two parasitic effects, the poly depletion effect and the quantum mechanical carrier shift, will increase the electrical oxide thickness as can be seen in Fig. 2.

The quantum mechanical effect adds \( \Delta TOX_{QM} = \epsilon_{OX}/\epsilon_{SI} (x_{average}^{QM} - x_{average}^{CLASSIC}) \) or about 0.3 to 0.4 nm to the gate oxide [5].

\[ x_{average}^{QM} = \left( \frac{9\hbar^2 \epsilon_{SI}}{16qQ^3 m_e \pi^2} \right)^{1/3} \]  

where \( m_e \) is the electron effective mass and \( Q^s = Q^{DEP} + \frac{11}{32} Q_j \) is a combination of the depletion and inversion charge per unit area in the channel. Both can be obtained from the classical MOS-physics. A further increase of the electrical oxide thickness by 0.2 nm is observed due to the poly depletion effect (Fig. 3) and can be described by [6]:

\[ \Delta TOX_{PD} = \frac{8kT}{q^2 N_{POLY} \epsilon_{SI}} \]  

with \( N_{POLY} \) being the polysilicon dopant concentration.

As can be seen in Fig. 3, adding the polydepletion effect and the quantum mechanical carrier shift to eq. 2 results in an accurate prediction of the standard threshold voltage deviation.

3. Circuit simulation

Scaling down the minimum feature size causes a significant increase of the threshold voltage fluctuations (Fig. 3). One possibility to decrease the \( V_{TH} \) fluctuations is reduction of the equivalent gate oxide thickness. By assuming the equivalent oxide thickness predicted by the ITRS roadmap [7] a reduction of the threshold voltage fluctuations can be achieved (Fig. 4). The corresponding technology parameters are shown in Table 2.
Table 2. Technology parameters according to the ITRS Roadmap

<table>
<thead>
<tr>
<th>Feature Size</th>
<th>100 nm</th>
<th>50 nm</th>
<th>25 nm</th>
<th>10 nm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate oxide</td>
<td>1.3 nm</td>
<td>1.0 nm</td>
<td>0.7 nm</td>
<td>0.5 nm</td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>1.0 V</td>
<td>0.8 V</td>
<td>0.6 V</td>
<td>0.4 V</td>
</tr>
</tbody>
</table>

For large digital circuits the $6\sigma$ deviation must be considered due to the huge number of transistors. To investigate the impact of $V_{TH}$ variation on a simple CMOS inverter, we used an inverter with electrical symmetry with a switching voltage of $V_{DD}/2$. Due to $6\sigma$ deviation a shift of the switching voltage is observed. Fig. 5 plots the shift of the switching voltage versus the minimum feature size. A dramatic shift of the switching point occurs for feature sizes below 25 nm. This results in a reduced noise margin for static CMOS gates and will endanger their proper functionality.

A further reduction of the noise margin is expected due to the read disturb [8]. During a read access of an SRAM cell, transistors A and B form a resistive divider. Together with the precharged NBIT-line this leads to a temporary increase of the “0” node. If the voltage increase at node “0” exceeds the switching point of the inverter formed by transistors A and C, then the SRAM cell will flip and the stored information will be destroyed. Fig. 8 shows the maximum peak voltage of the read disturb during a read access for different feature sizes. It scales slowly due to the reduction of the supply voltage. Fig. 8 also contains a plot of the remaining noise margin which has been reduced due to the read disturb and the $6\sigma V_{TH}$ deviation. It can be seen that the remaining noise margin approaches zero for the sub 25 nm generations. The consequence of this is that the proper functionality of the 6T-SRAM cells is no longer guaranteed for sub 25 nm CMOS generation.
Fig. 8 Maximum voltage peak during the read disturb (circles) and reduced noise margin (squares).

We now investigate the effect of the equivalent oxide thickness on the SRAM cell stability. Fig 9 shows the standard threshold voltage variation for the 25 nm CMOS generation as a function of the equivalent gate oxide thickness. The $V_{TH}$ variation was obtained by the two dimensional device simulator and the analytical model. It can be seen that $V_{TH}$ scales linear with the equivalent oxide thickness.

![Graph showing standard deviation of the threshold voltage](image)

Table 3 gives an overview on the effect of the equivalent gate oxide thickness on the SRAM cell stability for the 25 nm CMOS generation. The first number in Table 3 is the simulated maximum read disturb peak and the second number the remaining noise margin due to the 6σ deviation. It can be seen, that for an equivalent oxide thickness above 0.7 nm the read disturbances exceed the noise margin and will therefore destroy the information of the SRAM cell during the read process. Due to the large threshold voltage deviation a planar 25 nm CMOS technology requires a minimum equivalent oxide thickness of 0.7 nm. Otherwise the proper functionality is no longer guaranteed.

![Table 3](image)

4. Conclusion

We have presented an analytical approach to describe the threshold voltage fluctuation due to statistical dopant variation in gigascale CMOS transistors. Circuit simulations have shown, that the threshold voltage variations become a detrimental effect for large future circuits. A minimum equivalent gate oxide thickness is required for reliable operation. Using silicon dioxide as a dielectric material for gate oxide thickness’ below 1 nm will endanger the proper functionality of static CMOS gates [9]. This makes the development of alternative gate dielectric materials necessary. It is questionable if the planar CMOS technology is still usable for sub 25 nm feature size or fully depleted SOI transistor with less threshold voltage deviation [10] must be used for ultra large scale circuits.

References