Electrical Characterisation of Silicon-Rich-Oxide Based Memory Cells Using Pulsed Current-Voltage Techniques

M. Rosmeulena,b, E. Sleeckxa, K. De Meyera,b
aIMEC, Kapeldreef 75, 3001 Leuven, Belgium
bK.U.Leuven, ESAT, Kasteelpark Arenberg 10, 3001 Leuven, Belgium
E-mail: Maarten.Rosmeulen@imec.be

Abstract

MOS FET’s and capacitors with a gate oxide containing a Silicon-Rich-Oxide (SRO) layer were fabricated. Memory action occurs through trapping of charge in the SRO-layer. Pulsed Current-Voltage techniques recording Id-Vg and C-V-curves have been used to determine the cell characteristics. Programming and erasing can be achieved by applying ±8V pulses with 100ms pulse width. Faster programming and erasing can be obtained by applying e.g. ±14, 100μs pulses on the gate electrode. The cells have an endurance of $10^5$ cycles and an estimated retention of 10 years.

1. Introduction

The Non-Volatile-Memory (NVM) market today is dominated by floating-gate (FG) devices. According to the ITRS [1], the tunnel oxide thickness of FG devices will remain at a level of ca. 9nm for future generations. Scaling the tunnel oxide would lead to anomalous charge leakage, caused by one or two defects in the oxide [2]. Discrete charge storage bypasses this problem, hence allowing for scaling of the tunnel oxide and program/erase voltages. Reduction of the size of the charge pumps enabled by these lower voltages, as well as avoiding the double poly process required for FG devices, lowers the cost of integration especially important for embedded applications. This has triggered a renewed interest in NVM cells employing discrete, trap-like storage nodes.

Conventionally, silicon nitride is used as the charge-trapping medium [3]. Alternative storage media have been evaluated recently, including Aluminium Oxides [4] and silicon nano-crystals [5]. We have concentrated on the use of Silicon-Rich-Oxides (SRO) because of its ease of integration [6]. In this paper we present results on SRO-based memory cells integrated in a standard 0.18μm process.

Characterisation of memory cells requires dedicated test equipment. Usually, the threshold voltage is determined after application of write or erase pulses or after keeping the device under retention or disturb conditions [3,7]. We are employing a simple yet versatile setup using off-the-shelf equipment. It allows not only for recording the Id-Vg curve, but also for measuring the Capacitance-Voltage curve. In this way, a more complete picture of the device operation can be drawn.

2. Processing

The memory cell consists of a conventional MOS FET, where the gate dielectric has been replaced with an Oxide-SRO-Oxide stack. The tunnel dielectric is a 2nm thermally grown SiO$_2$ layer and the blocking oxide is a 5nm deposited high-temperature oxide (HTO). The SRO-layer is deposited using PECVD of N$_2$O and SiH$_4$. The amount of excess silicon can be controlled by changing the gas flow ratio $R= N_2O/SiH_4$. In this experiment, a gas flow ratio of 3.5 has been used, yielding an excess silicon concentration of ca. 9.8at%, as determined by XPS.

Figure 1 shows a TEM picture of the gate stack. From this figure, the SRO layer thickness was determined to be ca. 6.5nm. The TEM picture also reveals the presence of small crystalline clusters, having sizes of 1nm and less. Because of their random orientation and small size, estimation of the density of crystallites is difficult.

![Figure 1. TEM picture of the gate oxide stack. It consists of a 2nm tunnel oxide, a 6.5nm SRO layer and a 5nm blocking oxide. A small silicon nano-crystal is indicated.](image)
Figure 2. High-Frequency C-V measured on a large area capacitor and Id-Vg curve measured on a 10x10µm transistor. Arrows indicate sweep direction. Memory action is apparent from the hysteresis. The large difference in Vfb and Vt reveals the presence of parasitic series transistors.

The process flow is based on a standard 0.18µm CMOS process. It consists of a Poly-Encapsulated-LOCOS (PELOX) isolation scheme, gate electrode formation, extension and halo implantation, nitride spacer, HDD implantation, salicidation and SLM metallisation. Only the n-MOS transistors have been made in the gate electrode formation module only. This minimal deviation from the standard flow underlines the ease of integration of this memory cell.

Figure 2 shows High-Frequency C-V and Id-Vg traces recorded in the conventional way using a HP4156A parameter analyser and a HP4284A LCR-meter. Memory action is apparent from the hysteresis in the up and down going traces. Threshold voltage shifts can be read from both the C-V and Id-Vg traces and are seen to correspond. The flatband voltage shift read from the C-V curves, however, is definitely larger.

We believe this is due to too aggressive poly re-oxidation after gate etch, consuming part of the SRO layer adjacent to the junctions. The result is a parasitic series transistor with fixed threshold voltage. When sweeping from accumulation to inversion, this parasitic transistor prohibits the supply of electrons to the inversion layer, forcing the inner capacitor into deep depletion, and cutting off the transistor current.

For the present case, correct evaluation of the cell characteristics can only be done by monitoring the flatband voltage. We employed a pulsed C-V technique described in the next section.

3. Electrical characterisation

A schematic of the pulsed C-V measurement setup is depicted in figure 3 (left hand side). An HP8112A pulse generator is connected to the gate electrode. Bulk- and source nodes are tied together and connected to the input of a fast Keithley 428 current meter. The outputs of the pulse generator and current meter are fed into a Tektronix TDS460A oscilloscope. All instruments are controlled by computer. Similar to conventional quasi-static C-V (QSCV) measurements, a sloped pulse will give rise to a current proportional to the capacitance, as shown in figure 4. Conventional QSCV measurements require slow ramp rates of the order of 0.1V/s so as to keep the device in equilibrium. Since our devices feature a junction, minority carriers can be supplied at high rates and hence sweep rates of up to 1kV/s can be used and current levels in the order of micro-amps are measured. Similar techniques have been used by other authors for different purposes [8, 9].
Pulsed measurement of the Id-Vg characteristic can be measured by only slight modification of the setup. Source and bulk are tied to ground and current is measured at the drain of the transistor. A drain bias is applied by the built-in voltage source of the current meter. A schematic is shown in figure 3 (right hand side).

The ramp rate of the pulse is practically limited to 1kV by the speed of the current meter. Fast program and erase pulses can be applied by zero checking of the current meter. This effectively shorts the input of the meter.

For the C-V measurements, large area gated diodes are used. They have an area of 1.18 \(10^5\) \(\mu\)m\(^2\). The Id-Vg curves have been measured on 10x10\(\mu\)m transistors.

4. Discussion

The program and erase characteristics measured on capacitors are shown in figure 5a and 5b respectively. For erasing, the device was first prepared using a 5s, \(+8\)V pulse. Then, an erase pulse has been applied with erase voltage ranging from \(-2\) to \(-14\)V in 2V steps. The pulse width has been varied from 1\(\mu\)s to 1s, 2 points per decade. The flatband voltage has been determined by looking up the voltage at which the flatband capacitance is reached. In order to be able to compare transistor and capacitor measurements, the flatband voltage has been shifted so as to match the flatband and threshold voltage of programmed devices. Program transients have been recorded similarly.

Programming and erasing can be achieved in 100ms using voltages as low as \(\pm8\)V. Faster p/e times of, e.g. 100\(\mu\)s, require voltages of \(\pm14\)V.

A peculiar feature of the erase characteristics is the reversal of the threshold voltage at larger voltages, resulting in a smaller threshold voltage window. Seemingly a drawback at first sight, this effect can be used to our advantage as a protection to over-erase.

The retention characteristic of both capacitors and transistors is shown in figure 6. The devices are programmed/erased using \(\pm8\)V, 100ms pulses. The measurements have been performed at room temperature on fresh devices. Simple linear extrapolation of the capacitor curves suggests a threshold voltage window of ca. 0.7V after 10 years. In figure 6, the effect of the parasitic series transistor is apparent from the erased state of the transistor. The decay of the threshold voltage is identical for programmed transistors and capacitors. The threshold voltage of the erased transistor, however, is stable over the entire measurement range, unlike that of the capacitor. We believe the transistor threshold voltage is limited to a lower value of ca. 1.6V due to the presence of a parasitic series transistor. Measuring the flatband voltage clearly provides a more complete picture of the device operation.

Figure 7 shows endurance measurements performed on capacitors and transistors. Negligible degradation of the threshold voltage window is seen after \(10^5\) cycles of \(\pm8\)V, 100ms pulses on both capacitors and transistors. When using \(+8\)V, 100ms and \(-1\)V, 1ms write-erase pulses, a slight widening of the window can be seen. Although widening of the window as such is beneficial, it points to degradation of the device. Future measurements will have to determine the effect of cycling on cell characteristics, most importantly retention.
5. Conclusions

Non-Volatile-Memory cells trapping charge in a Silicon-Rich-Oxide have been manufactured using a process marginally deviating from standard CMOS processing. The cells can be programmed and erased using voltages as low as ±8V, exhibit endurance of more than 10⁵ cycles and have extrapolated data retention of 10 years. For erase voltages in excess of -8V, the threshold voltage reduces again, providing a means for over-erase protection. A simple yet versatile pulsed Current-Voltage measurement technique has been used to determine cell characteristics from capacitor and transistor devices in one and the same setup.

6. Acknowledgments

The authors would like to thank B. Govoreanu, P. Blomme and J. Van Houdt for useful comments and discussions. M. Rosmeulen also thanks the IWT-Vlaanderen for financial support.

7. References


