

# The characteristics of leakage current mechanisms and SILC effects of Al<sub>2</sub>O<sub>3</sub> gate dielectric

Jinfeng Kang, Dedong Han, Chi Ren, Hong Yang, Dechao Guo, Wei Wang, Dayu Tian, Jinhua Zhang, Yake Wang, Xiaoyan Liu, Ruqi Han  
Institute of Microelectronics, Peking University, Beijing 100871, China  
Tel: (8610)62752561, Fax: (8610)62751789, E-mail: [kangjf@ime.pku.edu.cn](mailto:kangjf@ime.pku.edu.cn)

## ABSTRACT

**Electrical properties, current transport mechanism, and stress induced leakage current (SILC) effect of Al<sub>2</sub>O<sub>3</sub> gate dielectric thin films deposited by reactive dc magnetron sputtering were studied. The results show that annealing in O<sub>2</sub> ambient can effectively reduce the oxygen vacancy in Al<sub>2</sub>O<sub>3</sub> films but may not result in additional interfacial layer form at Al<sub>2</sub>O<sub>3</sub>/Si interface. In the fresh devices there exist few interfacial traps at Al<sub>2</sub>O<sub>3</sub>/Si interface. However, negative gate bias stress can cause the generation of new interfacial traps at Al<sub>2</sub>O<sub>3</sub>/Si interface.**

## I. INTRODUCTION

When CMOS technology scales into 100nm node, below 1.5nm SiO<sub>2</sub> is required to maintain high device performances. However, such an ultra thin SiO<sub>2</sub> will cause the unacceptable gate leakage currents and reliability due to significant direct tunneling effect and high electrical field effect. High K gate dielectrics such as Al<sub>2</sub>O<sub>3</sub> [1-3], HfO<sub>2</sub> [4], ZrO<sub>2</sub> [5], La<sub>2</sub>O<sub>3</sub> [3], and TiO<sub>2</sub> [6] have been extensively studied to replace SiO<sub>2</sub>. Among of them, Al<sub>2</sub>O<sub>3</sub> is a promising candidate due to its high thermal stability, large band gap and large band-offset with Si. Ultra-thin Al<sub>2</sub>O<sub>3</sub> gate dielectric films and MOSFET with Al<sub>2</sub>O<sub>3</sub> gate dielectric have been demonstrated [1,2]. However, there are few studies on the transport mechanisms of Al<sub>2</sub>O<sub>3</sub> gate leakage current up to now. Understanding the leakage current

transport mechanisms of gate dielectrics is very important since we can extract the information such as material properties and reliability characteristics from it. In this paper, the electrical properties, the leakage current characteristics of Al<sub>2</sub>O<sub>3</sub> gate dielectric films and the impacts of process and voltage stress were studied. By comparing the electric field dependence behaviors of gate leakage currents with different carrier transport mechanisms, the characteristics of interfacial traps at Al<sub>2</sub>O<sub>3</sub>/Si interface were obtained.

## II. EXPERIMENTAL

Al<sub>2</sub>O<sub>3</sub> gate dielectric thin films were deposited on Si substrates by reactive dc magnetron sputtering at room temperature in Ar+O<sub>2</sub> ambient. The Si substrates were pre-treated by a HF-last cleaning process then were loaded immediately in the deposition chamber. During sputtering Ar/O<sub>2</sub> rate was 2:1, total pressure of Ar+O<sub>2</sub> mixture gas was 8.5×10<sup>-7</sup> Torr, power was 200W, and sputtering time was 2 minutes. The Al<sub>2</sub>O<sub>3</sub> films of the samples were deposited simultaneously. The samples were then furnace annealed in different conditions, where S1, S2 and S3 were annealed in N<sub>2</sub> ambient for 2 minutes at 400°C, 600°C and 800°C, respectively, and S4 was annealed firstly at 500°C in O<sub>2</sub> ambient for 10 minutes then annealed at 850°C in N<sub>2</sub> ambient for 2 minutes. Keithley 590 CV analyzer and HP4156B parameter analyzer were used to

measure capacitance-voltage (C-V) and current-voltage (I-V) curves.

### III. RESULTS AND DISCUSSION

High frequency C-V curves of the samples were firstly measured at 1MHz as shown in Fig. 1. We can find that the accumulation capacitance increases with increasing annealed temperature and the largest accumulation capacitance is in sample S4 where an annealing step in O<sub>2</sub> ambient was introduced. Such results suggest that the dielectric constants of Al<sub>2</sub>O<sub>3</sub> gate dielectric films increase with increasing annealing temperature, and the annealing step in O<sub>2</sub> ambient will not cause the formation of an additional interfacial layer at Al<sub>2</sub>O<sub>3</sub>/Si interface due to the thermodynamic stability of Al<sub>2</sub>O<sub>3</sub> on silicon.

Figure 2 shows I-V curves of the capacitor samples. Gate bias was swept from -3V to +3V for fresh devices. Ionic conduction behaviors (leakage current hysteresis effect)[7] were observed in the samples S1, S2 and S3 but the ionic conduction behavior disappeared in S4. Meanwhile, leakage current of S4 drops. So we can deduce reasonably the oxygen vacancy in Al<sub>2</sub>O<sub>3</sub> films is responsible for the ionic conduction behaviors in samples S1, S2 and S3, and annealing in oxygen ambient can reduce the density of oxygen vacancy in Al<sub>2</sub>O<sub>3</sub> films.

Various conduction mechanisms were proposed to account for the carrier transport behaviors in insulating dielectric thin films, which show different electric field and temperature dependences [7]. In this study, Fowler-Nordheim tunneling (FN), Schottky emission (SK), and Frenkel-Poole emission (FP) mechanisms were applied to characterize the leakage current behaviors of Al<sub>2</sub>O<sub>3</sub> gate dielectric films. The results indicate that the FN mechanism could not characterize the leakage current behaviors whether for gate injection or substrate injection due to the negative slope in the curves of  $\ln(I/V^2)$  versus  $V^{-1}$ ; the SK

mechanism could fit the behaviors for both gate injection and substrate injection as shown in Figs.3 and 4; and the FP mechanism could characterize the behaviors for gate injection as shown in Fig. 5 but failed to characterize it for substrate injection where a negative slope of  $\ln(I/V)$  versus  $V^{1/2}$  curves is observed as shown in Fig.6. As we know well, the FN mechanism is associated with tunneling effect, the SK mechanism is associated with the thermionic emission across the metal-insulator interface or the insulator-semiconductor interface, and FP is due to field-enhanced thermal excitation of trapped electrons into the conduction band [7]. Thus, above results indicate that the transport mechanism of tunneling effect is negligible and the thermionic emission mechanisms (including SK and FP) dominate the leakage current transport of Al<sub>2</sub>O<sub>3</sub> gate dielectric films in the samples. Meanwhile, the interfacial traps are responsible for the FP mechanism, and there are few traps at the Al<sub>2</sub>O<sub>3</sub>/Si interface but a great deal of traps exist at the metal/insulator (Al/Al<sub>2</sub>O<sub>3</sub>) interface. The traps at Al/Al<sub>2</sub>O<sub>3</sub> interface may be originated from the contamination of lift off process.

The stress-induced leakage current (SILC) effect of Al<sub>2</sub>O<sub>3</sub> gate dielectric was studied. -10V gate injection voltage stress was applied. Significant SILC effects were observed in the samples (S1, S2, S3, and S4). Fig.7 shows the SILC effect of S4 for substrate injection. Generally, SILC effects are associated with the generation of new traps in dielectric films or at interface during the stress. Fig.8 shows the electric field dependent behaviors of S3 and S4 after negative gate voltage stress. FP mechanism can fit them. Compared with Fig.6, the result of Fig.8 suggests that significant increase of gate leakage current in substrate injection case is due to the generation of new traps at Al<sub>2</sub>O<sub>3</sub>/Si interface under the stress.

#### IV. CONCLUSION

$\text{Al}_2\text{O}_3$  gate dielectric thin films were deposited by reactive dc magnetron sputtering and post-anneal process. The results indicate that annealing in oxygen ambient may not cause the formation of an additional interfacial oxide layer but can reduce the oxygen vacancy of  $\text{Al}_2\text{O}_3$  films. The results also show that the interfacial traps at  $\text{Al}/\text{Al}_2\text{O}_3$  interface and  $\text{Al}_2\text{O}_3/\text{Si}$  interface are responsible for FP mechanism, and there are few interfacial traps formed at  $\text{Al}_2\text{O}_3/\text{Si}$  interface during deposition but negative gate bias stress causes the generation of new interfacial traps at  $\text{Al}_2\text{O}_3/\text{Si}$  interface.

#### ACKNOWLEDGEMENTS

This work was supported by the Special Funds for Major State Basic Research Projects.

#### REFERENCES:

[1] A. Chin et al, "Device and reliability oh high-K  $\text{Al}_2\text{O}_3$  gate dielectric with good mobility and low  $D_{it}$ ", VLSI Symposium Technical Digest,

pp.135-136, 1999

[2] D.A. Buchanan et al, "80 nm poly-silicon gated n-FETs with ultra-thin  $\text{Al}_2\text{O}_3$  gate dielectric for ULSI applications", IEDM Technical Digest, pp.223-226, 2000

[3] A. Chin et al, "High quality  $\text{La}_2\text{O}_3$  and  $\text{Al}_2\text{O}_3$  gate dielectric with equivalent thickness 5-10Å", VLSI Symposium Technical Digest, pp.135-136, 1999

[4] L. Kang et al, "Electrical characteristics of highly reliable ultrathin hafnium oxide gate dielectric", IEEE Electron Dev. Lett. 21(4), pp.181-183, 2000

[5] C.H. Lee et al, "MOS Characteristics of ultra thin rapid thermal CVD  $\text{ZrO}_2$  and Zr silicate gate dielectrics", IEDM Technical Digest, pp. 27-30, 2000

[6] H. Kim, D.c. Gilmer, S.A. Campbell, and D.L. Polla, "Leakage current and electrical breakdown in metal-organic chemical vapor deposited  $\text{TiO}_2$  dielectrics on silicon substrates", Appl. Phys. Lett., 69(25), pp.3860-3862, 1996

[7] S.M. Sze, Physics of Semiconductor Devices, 2nd Edition, John Wiley & Sons, Inc., 1981




Fig. 1 High frequency C-V curves of the samples (S1, S2, S3, and S4) measured at 1MHz, where S1, S2, and S3 were annealed in  $\text{N}_2$  ambient at 400°C, 600°C and 800°C.




Figure 2 I-V curves of the samples (S1, S2, S3, and S4), where S4 was firstly annealed at 500°C in  $\text{O}_2$  ambient then annealed at 850°C in  $\text{N}_2$  ambient. Gate bias was swept from -3V to +3V.




Fig.3 The electric field dependence of the leakage currents of S3 and S4 (fresh devices) based on SK mechanism for gate injection.




Fig.4 The electric field dependence of the leakage currents of S3 and S4 (fresh devices) based on SK mechanism for substrate injection.




Fig.5 The electric field dependence of the leakage currents of S3 and S4 (fresh devices) based on FP mechanism for gate injection.




Fig.6 The electric field dependence of the leakage currents of S3 and S4 (fresh devices) based on FP mechanism for substrate injection.




Fig.7 The electric field dependence of the leakage currents of S3 and S4 (fresh devices) based on FP mechanism for substrate injection.




Fig.8 The electric field dependence of the leakage currents of S3 and S4 (fresh devices) based on FP mechanism for substrate injection.