

Silicon Single-Electron Devices for Logic Applications

NTT Basic Research Laboratories



Yasuo Takahashi

Collaborators: Yukinori Ono, Akira Fujiwara,
Hiroshi Inokawa, Kenji Shiraishi, Masao Nagase,
Seiji Horiguchi, Kenji Yamazaki, Hideo Namatsu,
Kenji Kurihara, Katsumi Murase

Outline

1. Background
2. Novel Fabrication Procedure for SETs (**Pattern-Dependent Oxidation: PADOX**)
3. Advantages of SETs made by PADOX
4. Application of SETs for Logic Circuits
(**Single-Electron Inverter & Adder, Multigate SET, Multiple-Valued Operation**)
5. New Device (**Single-Electron CCD**)
6. Summary


Si Single-Electron Transistor




Structure of Si SET

Si single-electron transistor (SET) and MOSFET have similar **structure**

Equivalent Circuit



Structure of Si SET




Equivalent Circuit of Si SET

Operation of SET

Single-electron
Transistor (SET)


V_d is small



The same **number** of electrons

$$N_{gate} = C_g V_g / e$$


$N_{island} = Integer$



Current flows **only** when the number of electrons
in the gate is **half-Integer**

Current (Conductance)
oscillates as a function
of **gate voltage** (V_g)


Single-Electron Transistor



Difficulties in fabricating SETs


- Formation a small island (~10 nm)
- Attaching two tunnel barriers to the island

Strategy for Size Reduction




Pattern-Dependent Oxidation (PADOX)

Self-aligned formation of a single Si island





(Y. Takahashi, IEDM 1994)




Pattern-Dependent Oxidation (PADOX)

Self-aligned formation of a single Si island



(Y. Takahashi, IEDM 1994)

I-V_g Characteristics of Si SET





T = 40 K

L = 70 nm,

W = 40 nm,


V_d = 1 mV

Characteristics of Si SET Fabricated by PADOX




large charging energy and excited states

Stability of I - V_g Characteristics



Threshold Voltage for 1-st Electron



Advantages of Si SET **(PADOX)**

- ★ **Small Total Capacitance** ~ 1 aF (~ 300 K)
Integration of Small Islands
- ★ **Reproducible and Controllable Fabrication Process** (**Capacitance and Conductance**)
- ★ **Very Stable Operation like a MOSFET**
(**No Effects of Offset Charge**)
- ★ **Same Process as for Si MOS LSI/SOI**

Logic Applications of Si SET

Logic Applications of Si SET

Special Features of SET

Oscillatory I-V_g Characteristics


- **Operation as a p-type and n-type Switch**
(CMOS-type Inverter, Adder)
- **Multiple-valued Operation**
(Multiple-valued memory, Quantizer)

Multigate Capavity

- **Gate-Level Summation**
(X-OR gate, Multi-bit Adder)

***CMOS-type
of SET Logic***


CMOS-type Single-Electron Inverter




J. R. Tucker, JAP, 72, 4339 (1992).

SETs Connected Series (V-PADOX)

AFM Image




SET




Y. Ono et al., APL, 76, 3121 (2000).

Inverter Operation

Input-Output Transfer Characteristics



Output Voltage (mV)




Transfer of signal & CMOS-type logic


Multiple-Gate Si SET

Multi-gate MOSFET & SET

Multi-gate MOSFET



Multi-gate SET





T. Shibata et al., IEEE Tras. ED, 39, 1444 (1992).

Y. Takahashi et al., APL, 76, 637 (2000).

Multi-gate SET (X-OR gate)

Multi-gate SET



$$C_{gi} = C_{g0} \quad (i = 1, 2 \dots N)$$


$$V_{ini}^H = e/2C_{g0}$$

$$\sum_i \frac{C_{gi} V_{ini}}{e} \quad [\text{Number of electrons the SET island}]$$


Even number of *High-gate* **Low** states
Odd number of *High-gate* **High** states

SEM Images of Dual-gate SET

Dual-gate SET (Parallel Gates)




**SET
Island**





***Si wire
(SET)***

***Ultra fine parallel gate
(XOR Gate)***

XOR Operation of Dual-gate SET




$C_{g1} = 0.42 \text{ aF}$
 $C_{g2} = 0.36 \text{ aF}$




***Multiple-Valued
Application
of SET***

Multiple-Valued Application Corresponding to Electron Number


Multiple-valued Memory



I-Vg charac. (Current Output)




Multi-stable Voltage Output





Integrated SET and MOSFET

Top View




Multiple-Valued Application Corresponding to Electron Number

Multiple-valued Memory




SET-MOSFET 2-terminal I-V



H. Inokawa et al., DRC, (2001).


Single-Electron Quantizer (Multiple-Valued Operation)



Multiple-Valued Memory


Single-Electron Quantizer

Input



V_{in}
 CLK
 $f_{CLK}: 25Hz$

Output




Number
of
Electrons
in
the Island

-500.00 ns 0.000 s 500.00 ns
100 ns/DIV
1 4.000 V/D 2 1.000 V/D 3 1.000 V/D
4.00000 V 3.00000 V -1.50000 V
REALTIME

***New Device for
Single-Electron
Transfer & Detection
(Single-Electron CCD)***

Single-Electron CCD

Device Structure




Transfer of single hole

A. Fujiwara et al., *Nature*,
410, 560 (2001).




Single-Electron CCD

Structure & Operation principle



A. Fujiwara et al., *Nature*, **410**, 560 (2001).


Sensing of Single-Hole



Hole generation
by illumination


Single-Hole Transfer

<Sense> $V_{sg} = 0.88$ V (high)




<Transfer> $V_{sg} = -1$ V (low)

$V_{fg1} :-1.3$ V \rightarrow -2.5 V




< Sense ($n_h^{\#1}, n_h^{\#2}$) >



A. Fujiwara et al., *Nature*, **410**, 560 (2001).

Room Temperature Operation of Single-Hole CCD



Summary

PADOX: Pattern-Dependent Oxidation

Self-aligned formation of small Si islands

**Small size, Reproducible & Controllable,
Stable operation, Compatible with Si MOS LSI**

**Multiple-gate structure
Multiple-peak characteristics**

Flexible fabrication for SETs
Single-electron Logic Circuit
(Inverter, Adder, X-OR, Multiple-valued logic)

Summary

New Device:
Single-Electron CCD

Simple structures
High temperature operation

Single-electron
Transfer & Ditection

End of Presentation

Yasuo Takahashi