Silicon Single-Electron Devices for Logic Applications

NTT Basic Research Laboratories

Yasuo Takahashi

Collaborators: Yukinori Ono, Akira Fujiwara, Hiroshi Inokawa, Kenji Shiraishi, Masao Nagase, Seiji Horiguchi, Kenji Yamazaki, Hideo Namatsu, Kenji Kurihara, Katsumi Murase



Outline

- 1. Background
- 2. Novel Fabrication Procedure for SETs (Pattern-Dependent Oxidation: PADOX)
- 3. Advantages of SETs made by PADOX
- 4. Application of SETs for Logic Circuits
 (Single-Electron Inverter & Adder, Multigate SET, Multiple-Valued Operation)
- 5. New Device (Single-Electron CCD)
- 6. Summary











Operation of SET





Single-Electron Transistor



Difficulties in fabricating SETs Formation a small island (~10 nm) Attaching two tunnel barriers to the island











I-Vg Characteristics of Si SET







Stability of I-Vg Characteristics





Advantages of Si SET (PADOX)

- **Small Total Capacitance** ~1 aF (~300 K) Integration of Small Islands
 - Reproducible and Controllable Fabrication Process (Capacitance and Conductance)



Same Process as for Si MOS LSI/SOI



Logic Applications of Si SET





(X-OR gate, Multi-bit Adder)



CMOS-type of SET Logic







Inverter Operation Input-Output Transfer Characteristics 5 $V_{\rm D} = 20 \,{\rm mV}$ 30 $V_A = 0 V$ $V_B = 7 V$ 4 Output Voltage (mV) $V_{DD} = 20 \text{ mV}$ Concuctance (nS) 25 SET-A SET-B 20 dVout/dVin З 1.3 15 2 10 1 5 ⁻ = 30 K 0 20 -10 10 0 -40 40 Input Voltage (mV) V_{IN} (mV) Transfer of signal & CMOS-type logic

Y. Ono et al., APL, <u>76</u>, 3121 (2000).

Multiple-Gate Si SET







Y. Takahashi et al., APL, 76, 637 (2000).

N'I"I



Y. Takahashi et al., APL, 76, 637 (2000).



Y. Takahashi et al., APL, 76, 637 (2000).

Multiple-Valued Application of SET

H. Inokawa et al., DRC, (2001).

H. Inokawa et al., DRC, (2001).

Multiple-Valued Application Corresponding to Electron Number

 (\mathbf{C})

H. Inokawa et al., DRC, (2001).

H. Inokawa et al., IEDM, (2001).

H. Inokawa et al., IEDM, (2001).

New Device for **Single-Electron Transfer & Detection** (Single-Electron CCD)

A. Fujiwara et al., *Nature*, <u>410</u>, 560 (2001).

Room Temperature Operation of Single-Hole CCD

PADOX: Pattern-Dependent Oxidation

Self-aligned formation of small Si islands Small size, Reproducible & Controllable, Stable operation, Compatible with Si MOS LSI

Multiple-gate structure

Multiple-peak characteristics

Flexible fabrication for SETs Single-electron Logic Circuit (Inverter, Adder, X-OR, Multiple-valued logic)

New Device: Single-Electron CCD

Simple structures High temperature operation

> Single-electron Transfer & Ditection

End of Presentation

Yasuo Takahashi